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Abstract 
This paper introduces a novel technique for synthesis 
of speed-independent circuits from their Signal Transition 
Graph speci$cations. The new method uses partial order in 
the form of the STG-unfolding segment to derive the logic 
implementation using approximation techniques. It is based 
on a new notion of slice, which localises the behaviour of a 
particular signal instance in a structural fragment of the 
segment. The experimental results show the power of the 
approximation approach in comparison with the existing 
methods. 
1. Introduction 
There exists a variety of approaches to synthesis of 
speed-independent circuits from their Signal Transition 
Graph (STG) specifications. These approaches can be di- 
vided according to the library of elements used in imple- 
mentations. For example, [5,  13 use a memory latch for each 
signal and a network of gates to drive it. Early methods, e.g. 
[2], assume that each signal is implemented as a single com- 
plex gate. Later techniques, e.g. [16, 61, attempt to decom- 
pose the complex gates preserving the speed-independence’ 
of the circuit. 
Two primary approaches exist to date: State Graph (SG) 
based and structural methods. The first approach constructs 
a SG and extracts subsets of states required for implemen- 
tation. This method is used in such tools as SIS [15] and 
Assassin [18]. A recently developed tool Petrify (and ap- 
“This work was supported in part by the EPSRC grant No. GR/J 
52327, ESPRIT ACiD-WG Nr.21949, MURST project “ V U 1  acchitec- 
tures” and grant CICYT TIC95-0419. Collaboration between University 
of Newcastle and Universitat Politkcnica de Catahmya was supported by 
British-Spanish joint research programme (Acciones Integradas) between 
the British Council and Spanish Ministry of Education and Science, grant 
numbers MDR(1996/97)1159 and UK HB1995-0203 ’ Speed-independent circuits are hazard-free for any delays attached to 
their gate outputs. 
proach) [3] uses Binary Decision Diagrams (BDDs) to rep- 
resent the state space. The SG based methods suffer from 
the state explosion, i.e. the number of reachable states 
grows exponentially with the size of the specification. 
The structural method of [ 101 uses State Machine (SM) 
decompositions to find an implementation avoiding the state 
exploration. Although it demonstrated impressive results, it 
is restricted to free-choice specifications. 
Partial order techniques have also been applied in the 
synthesis process. Change Diagrams were introduced in [5] 
for synthesis of speed independent circuits from choice-free 
(no choice at all) specifications. More recent work in [9] 
used Petri Net (PN) unfoldings to derive logic functions. 
This work, however, is based on restoring the state space 
from the partial order and is therefore also prone to state 
explosion. 
STG specifications can be verified efficiently using the 
STG-unfolding segment [13]. In a vast number of exam- 
ples the segment can be constructed and verified where the 
construction of the SG fails. Thus, after the verification is 
completed the segment can be used for deriving the logic 
functions of implementation. 
This paper proposes a novel approach for the synthesis 
of speed independent circuits from the STG-unfolding seg- 
ment of their specifications. It introduces a new notion of 
slice which helps to localise the behavioural information for 
signal instances within a structural fragment of the segment. 
An exact approach, producing implementations comparable 
with those of the S G  approach, is given. To overcome the 
state explosion problem, an approximation method based on 
temporal relations found in the segment is suggested. How- 
ever, unlike [ 101, our approach uses local dependency infor- 
mation available for each instance of every signal transition. 
Only instances of signal transitions which are concurrent 
to a particular instance are considered for it. This gives a 
more accurate initial approximation and a more precise re- 
finement. We illustrate our approach applying it to synthe- 
sis in three major implementation architectures. The scope 
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Figure 1. Overview of synthesis issues dis- 
cussed in the paper. 
of synthesis issues presented in this paper is summarised in 
Figure 1. 
The paper is organised as follows. Section 2 describes 
the general approach and architectures for synthesis of the 
speed-independent circuits from their STG specifications. 
Section 3 introduces new notions required for synthesis 
from the STG-unfolding segment such as cuts and slices. 
Section 4 describes the ways for exact cover extraction from 
the STG-unfolding. Section 5 presents our main result - 
the cover extraction method based on approximation and re- 
finement. The results of experiments, showing performance 
and comparing the new method with the existing ones are 
in Section 6. 
2. Speed-Independent Circuit Implementation 
This section introduces the basic concepts required to de- 
velop the synthesis of speed-independent circuits. Further 
reading on Petri nets, Signal Transition Graphs, and logic 
synthesis can be obtained at [ 11, 12,2]. 
A Petri net (PN) is a 4-tuple (P ,  T ,  F ,  m,), with sets of 
places P ,  transitions T ,  flow relation F and initial marking 
m,. A marking m is represented with a number of tokens 
m(p) in each place p E P. A Signal Transition Graph 
(STG) [12, 21 is a triple ( N ,  A,  L )  where N is a PN, A is 
a set of signals, and L : T + {+, -} x A is a labelling 
function that assigns a signal switch to each transition in T.  
An STG is a special case of labelled PN, particularly use- 
ful to describe low level asynchronous circuits. The set of 
transitions represents up (+a;) and down (-ai) switching 
activity. Notation *ai is used to indicate a signal transition 
2.1. Basic Synthesis Concepts 
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regardless of the direction of the change. Given an element 
2 E T U  P ,  its immediate predecessors and successors sets 
are denoted 02  and 2.  respectively. 
An STG is called k-bounded iff the number of tokens 
in any place pi E P at any reachable marking does not 
exceed k.  Boundedness guarantees that an STG can be 
implemented using a finite number of memory elements. 
An STG is called output semi-modular iff no output sig- 
nal transition *ai excited at any reachable marking can be 
disabled by transition of another signal *a j  (also known as 
output signal persistency [5]). If an STG is output semi- 
modular, then can be implemented without producing un- 
specified changes of the output signals; that is, without in- 
troducing hazards [5]. 
To obtain an implementation for an STG (e.g. in Fig- 
ure 2(a)), the SG (Figure 2(b)) is derived by constructing 
the reachability graph for the STG (representing all reach- 
able states), and then assigning a binary code vi to each 
state si. The binary codes must be assigned consistently. 
An STG is called consistent if its SG has a consistent state 
assignment. The Complete State Coding (CSC) condition 
introduced in [2] requires any two states with equal binary 
codes to have the same set of excited output signals. If for 
some signal ai this requirement is not satisfied, then it is 
impossible to extract the boolean function for its implemen- 
tation. It was shown in [2] that STGs satisfying CSC are 
implementableas speed-independent circuits. 
An STG model satisfying the general specijication 
correctness conditions (boundedness, consistency, output 
semi-modularity) and producing an SG with CSC, gives 
rise to truth tables. However, the process of obtaining a 
truth table depends on a particular implementation architec- 
ture chosen for each signal. 
The following three architecture types are commonly 
considered for the synthesis of speed-independent circuits: 
1. Atomic complex gate per signal (ACGpS) implemen- 
tation; 
2. Atomic complex gate per excitation function (ACG- 
pEF) implementation; 
3. Atomic complex gate per excitation region (ACGpER) 
implementation. 
Implementations are obtained by building cover func- 
tions which are then directly associated with the elements 
in the circuit. A boolean function covers a state s j  if the 
function evaluates to TRUE when the variables have their 
values equal to the signals at the binary code u j .  A function 
covering a set of states is called a coverfunction (or simply 
cover). Each term of the cover is called cube as it may cover 
several states in  the state space. 
An exact cover for a set of states {si} can be obtained di- 
rectly from the set of binary codes vj, but it will require an 
Figure 2. An example of an STG and its cor- 
responding SG. 
explicit enumeration of all the states. Approximated covers 
can be generated using some structural information from the 
STG. However, implementations created by using approxi- 
mated covers require additional checking for correctness. 
The notion of correctness, applied at the implementa- 
tion stage, is concerned with the requirement of hazard- 
freedom with respect to the gates of the synthesized cir- 
cuit. Architecture-speciJic correctness criteria put into cor- 
respondence the sets of states si and their cover functions. 
In order to further demonstrate our unfolding-based 
method we chose relatively simple cover correctness criteria 
which, however, guarantee existence of the implementation 
in all three architectures for a CSC-compliant STG. 
2.2. Atomic Complex Gate per Signal 
This architecture for speed-independent circuits was 
studied in [2, 121. The circuit is implemented as a network 
of atomic gates, each one implementing one output signal. 
The boolean function for each gate can be represented as 
Sum-Of-Products (SOP). Such a gate is illustrated in Fig- 
ure 3(a). Each atomic gate contains a combinational part, 
and a possibly sequential part implemented as an internal 
feedback where internal delays are negligible. 
Two (mutually complementary) subsets of the reachable 
states are distinguished in the SG for every signal ai,  on- 
set On(ai) and off-set O f f ( a i ) ,  which include all states 
in which the value of the output signal ai is implied to be 
TRUE and FALSE, respectively. The remaining (unreach- 
able) subset of combinations of the boolean values of sig- 
nals forms the Don't care set (DC-set). 
The implementation is derived by finding the on-set (the 
off-set may be chosen if it leads to a simpler circuit). The 
cover C for the implementation is obtained from the terms 
assigned to the states included into the on-set. The DC-set 
can be used for optimising the size of C applying standard 
minimisation tools such as Espresso [15]. 
(a) (b) (C) 
Figure 3. Illustration of implementation archi- 
tectures. 
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Obtaining exact covers usually means that all states in 
the on- or off-set must be known. An approximation algo- 
rithm produces approximated covers of the on- and off-sets. 
Therefore, in this implementation architecture, the covers of 
on- and off-sets (either exact or approximated) must satisfy 
the following condition: 
Definition2.1 Given an output signal ai,  two covers 
Con(u i )  and Cuff (ui)  are said to be correct iff Con(a i )  
and Coff (a i )  cover On(ui) and O f f ( a i )  respectively and 
17 &(ai)  . C o f f ( a i )  C DC-set. 
A correct cover may become TRUE when its variables take 
values corresponding to the combinations belonging to the 
DC-set. 
2.3. Atomic Complex Gate per Excitation 
Function 
The ACGpEF architecture was suggested and studied ex- 
tensively in a number of papers, e.g. [6, 11. It assumes that a 
separate memory element is used to produce an output sig- 
nal. The Set and Reset excitation functions for this mem- 
ory element are implemented as atomic complex gates. De- 
pending on which memory element is used, the implemen- 
tations are divided into: i) Standard C-element implementa- 
tion, which uses Muller C-element as the memory element 
(shown in Figure 3(b)), and ii) Standard RS-latch imple- 
mentation, where an RS-latch is used. 
A Generalised Excitation Region (GER) of *ai ,  denoted 
as GER(*a,), is defined as a set of states of SG which 
has an arc coming out of them which is labelled with *ai. 
For each signal there exist two GERs found for all pos- 
itive (GER(+ai)) and negative (GER(-ai)) transitions. 
GERs represent all states in which signal a; is excited. In 
an output semi-modular STG, an output signal ai cannot be 
disabled by firing any other signal. Thus GER(+a,) and 
GER(-a;) can only be left through the firing of +ai and 
-U; ,  respectively. 
An implementation is built by finding covers CS and CR 
as set and reset functions, obtained from the terms corre- 
sponding to the states in GER(+a,) and GER(-ai). It is 
possible to show the existence of an implementation in this 
architecture for any STG satisfying the CSC condition [2]. 
The cover correctness condition in this architecture is as 
follows: 
Definition 2.2 A set (reset) cover Cs(ai) ( C ~ ( a i ) )  is said 
to be correct if the only reachable states covered by CS ( a i )  
( C ~ ( a i ) )  belong to GER(+ai) (GER(-ai)) and the cover 
covers all states in this GER. 0 
Note that this condition does not restrict the correct cover 
as the one which covers GER exactly. The latter is a spe- 
cial case of the correct cover. An approximated cover may 
also include states from the DC-set. An implementation of 
an STG with CSC by means of exact GER covers always 
exists as they satisfy this correctness condition. 
2.4. Atomic Complex Gate per Excitation 
Region 
Signals in this architecture are created using networks of 
atomic complex gates to implement set and reset functions 
of the memory element. As a result, smaller complex gates 
are used which are then connected to an OR-gate whose 
output is in turn fed into the memory element. The basic 
structure of this architecture is shown in Figure 3(c). Simi- 
lar to the previous architecture, the memory element can be 
a Muller C-element or an RS-latch. 
To implement a set (reset) function, excitation regions of 
a signal are defined. An excitation region (ER) of a sig- 
nal ai, denoted as ER(*ai), is a maximal set of connected 
states of SG which have an outgoing arc labelled with *ai. 
Obviously, if there are several ERj (*ai) for one signal ai,  
then GER(*aj) = UERj(*a,). 
The correctness condition for this architecture is as fol- 
lows: 
Definition2.3 A set of covers for set (reset) function of 
signal ai ,  C?j(ai), . . . , C t ( a i )  (Ci(ui), . . . , C g ( a i ) ) ,  is said 
to be correct if each ERj(+a,) (ERj(-ai))  is covered 
by its corresponding C$(ui) (C$(ai)) and the only reach- 
ablestates covered byCi(ai) (C$(ui)) belongto ERj(+ai) 
Since the union of all unconnected ERs is a GER, then 
all states in GER will be covered. Similar to the previous 
architecture, the covers need not cover their ERs exactly. 
Exact covers are a special case which always satisfies this 
condition. In an extreme case, when the set cover consists of 
only one cover the OR-gate, supposed to merge the outputs 
of gates implementing ER covers, becomes redundant. 
(ERj ( -a i ) .  0 
3 Slices in STG-unfolding segment 
This section introduces definitions needed for our pro- 
posed synthesis method. First, the concept of an STG- 
unfolding segment is outlined. Then, we introduce the no- 
tions of cuts and slices which allows us to localise the be- 
havioural information of a particular signal instance. 
3.1 STG-unfolding segment 
Analysis of STGs using STG-unfolding segment was 
studied elsewhere [13]. An STG-unfolding segment for an 
STG G, is G' = (TI, P', F',A') where T', P' and F' are 
sets of transitions, places and the flow relation, respectively; 
and A' is a labelling function which labels each element of 
G' as an instance of elements of G. G' is a partial order 
obtained from an STG G by the process of its unfolding. 
In the unfolding the relations of conflict, concurrency and 
precedence are used to decide where to instantiate the next 
element. These relations are constructed during the unfold- 
ing process from the basic flow relation F', built from the 
flow relation F in the original STG. More formally, a tran- 
sitively closed (w.r.t. F', which defines immediate prede- 
cessors of a place or transition instance) set of unfolding 
elements for an instance x' is called the history of x'. For 
any pair of instances xi, xi E P'UT' in the unfolding three 
relations are defined: 
0 Precedence (or Sequence), denoted as xi 5 xi, iff xi 
belongs to the history of xi. 
0 Conflict, denoted as x;#xl,, iff there exist two distinct 
transitions ti and ti in the histories of xi and xk, re- 
spectively, such that oti  n otl, # 0. 
0 Concurrency, denoted as x ; / / x i ,  iff xi and xi are nei- 
ther in conflict nor in sequence. 
In contrast to PN-unfolding [8], the STG-unfolding 
takes into account specific signal interpretation of PN tran- 
sitions and keeps track of the binary codes reached by tran- 
sition firing. However, it still examines only a subset of all 
reachable states of G and thus is more efficient than SG 
exhaustive analysis for a vast number of examples. 
The minimal set (min-set) of transitions needed to fire t' 
in the STG-unfolding segment, is called the local configu- 
ration of t' and is denoted as [t'l . A set of place instances 
reached by firing all transitions in [t'l is called the postset of 
[t'l and is as denoted [t'lo. Mapping a postset onto places 
of the STG gives a marking of the original STG. Any non- 
conflicting and transitively closed, w.r.t. the precedence re- 
lation, set of transitions of T' is called configuration. 
Each instance t' of the STG-unfolding segment has a 
binary code <,t/l which is reached by firing transitions in 
[t '] .  The postset CO and binary code cc corresponding 
to a configuration C are calculated from [t'lo and <It l ,  of 
transitions comprising it. It was shown in [ 131 that all states 
of the S G  are represented in the STG-unfolding segment as 
postsets of some configuration. 
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Note that the process of constructing the STG-unfolding 
segment (which is a finite object for a bounded PN) is termi- 
nated at the transition instances, called cut-offpoints, whose 
mappedfinal state [tile is equal to the final state of some 
other instance already put into the segment. There exist sev- 
eral definitions of the cut-off condition [13, 41, different in 
their attempts to minimize the size of the truncated PN (or 
STG) unfolding necessary to fully represent the SG. 
A special transition, called the initial transition, is intro- 
duced in the unfolding to represent the initial state of the 
STG. This transition, denoted as I, has a postset which 
maps onto the initial marking mo and has an assigned bi- 
nary code trll equal to that of the initial state ZIO of the 
STG . 
It was demonstrated in [ 131 that an STG-unfolding seg- 
ment can only be constructed for a bounded and consis- 
tent STG specification. The last general correctness crite- 
rion, output semi-modularity, can be checked on the STG- 
unfolding segment in linear time. 
3.2 Cuts of STG-unfolding segment 
To represent a state of the SG we define a cut. 
Definition3.1 A cut of an STG-unfolding segment is a 
0 
Each cut c thus represents some reachable marking of the 
original STG. A sequence relation is defined between two 
cuts c1 -< ca if Vp: E c2,3pi E c1 : pi 5 pi .  Since a cut 
c represents a marking, then there exists a configuration C 
in the STG-unfolding segment whose postset is equal to c, 
i.e. Ce = c. 
For each instance t' four types of cuts can be found. First 
two types are minimal cuts, i.e. cuts reached by some min- 
imal run of the STG. The other two types of cuts are maxi- 
mal cuts, i.e. cuts from which the system cannot make any 
further progress unless some condition is violated. 
maximal set of mutually concurrent places p' E P'. 
Definition3.2 A cut crin( t i )  is called a minimal exci- 
tation cut of t: iff .ti ckin(tk) and Vt5,tilltL : 
( t p )  n q i n ( t i )  = 0 . 
Minimal excitation cut represents the state at which t i  
becomes first enabled. 
Definition 3.3 A cut cFin (ti) is called a minimal stable 
cut of tk iff t i o  C cTin(ti)) and Vti,tillti : ($0 )  n 
c y y t i )  = 0 .  0 
Minimal stable cut represents a state which is reached 
by firing of ti enabled after firing of transitions in its [til. 
Minimal excitation and stable cuts for one instance t6 are 






Figure 4. An example of an STG-unfolding 
segment and illustration of slices and cuts. 
Definition 3.4 A cut cyax (t i )  is called maximal excitation 
cut oft: iff ,€Icj,et; cj : cT""(t6) 3 cj. 0 
Maximal excitation cuts represent states from which no ad- 
vancement can be made unless t i  is fired. 
Definition 3.5 A cut cTax ( t i )  is called maximal stable cut 
of ti iff cy"";) 5 cyax( t i )  and firing of any transi- 
tion tj enabled at the marking corresponding to cFax ( t i )  
reaches a marking enabling the next change of ai labelling 
t i .  0 
A special case is a maximal stable cut for the initial transi- 
tion 1. It is found w.r.t. a particular signal ai as if I was 
labelled with an appropriate change of ai. 
Finally, note that each instance t i  of the STG-unfolding 
segment uniquely identifies cFin (t:) and cTZn ( t i )  and the 
sets of cy""(ti) and cYax(ti). 
Example. Several cuts are illustrated in Figure 4. Con- 
sider a cut c = (p;, pk)  in Figure 4(b). This cut is a min- 
imal excitation cut for the transition -e' and is a minimal 
stable cut for + b'. Another cut, c = (pk , p:, p:) is a maxi- 
mal stable cut for transition instance +a'. At the same time 
this is a maximal excitation cut for the instance +b". H 
3.3 Slices of STG-unfolding segment 
To represent a connected set of states we introduce the 
notion of slice. 
Definition 3.6 A slice of an STG-unfolding segment is a 
set of cuts S defined by a pair ( cmin, Pax) where cmin is 
min-cut of the slice, and Cmax is a set of max-cuts such that 
trci E s 
1. cmin 5 ci and 3cj E Cmax : ci 5 cj, and 
2. no two cuts in the set of max-cuts in Cmus are mutu- 
0 ally ordered by the sequence relation. 
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Every cut in between the min-cut and a max-cut is en- 
capsulated in the slice S. Furthermore, for any two cuts Ci 
and cj, if ci + cj, then all cuts between ci and cj are also 
encapsulated by S. Since each cut represents some state in 
the SG, for any two states si and s j  represented as sequen- 
tial cuts in s, all states on any path from si to Sj are also 
represented as cuts encapsulated into S. The number of cuts 
in the set of max-cuts corresponds to the number of configu- 
rations which include configuration producing the min-cut. 
The elements of the STG-unfolding segment, i.e. places, 
transitions and arcs, bounded by the instances in min-cut 
and max-cuts are said to belong to the slice. 
Example. Slice SI = ( ( p i ) ,  { ( p $ , p k ) } )  in Figure 4(c) 
encapsulates cut c = (pi). Another slice Sz is de- 
fined between a min-cut ( p i ,  p:) and a set of max-cuts 
{(pi,pk,p:)} and includes all cuts between them. It 
is also possible to define a slice between (p;, p ; )  and 
{ (pi, &, &) , ( p i ,  p i ) } .  In this case the slice will include 
Each cut is produced by some configuration of the STG- 
unfolding segment. Thus the binary codes of the SG states 
represented by cuts encapsulated in a particular slice can be 
recovered by examining its cuts. 
all cuts but the one enabling -ay. 
4. Obtaining exact covers from STG-unfolding 
segment 
To implement an output signal in any architecture, spe- 
cific subsets of states from the SG are required. A slice 
represents a set of states of the SG in form of the STG- 
unfolding segment GI. Therefore, the problem is posed as 
finding a partitioning of the segment into slices representing 
appropriate states. To define each slice we need to identify 
its min-cut and a set of max-cuts. Consider finding these for 
each architecture. 
4.1. Atomic Complex Gate per Signal 
As it was shown in 1141, the set of slices representing 
states in the on-set (off-set) can be identified on the STG- 
unfolding segment using the instances of signal transitions 
*a: and an initial transition i. The initial transition is used 
when the signal ai is at “1” (“U’) in the initial state of the 
STG. The slices are bounded by the minimal excitation 
slice and a set of maximal stable cuts uniquely determined 
by each instance. Thus the On-set and Off-set partitioning 
in an STG-unfolding segment are defined as follows. 
Definition4.1 A set of slices Son @ o f f )  in an STG- 
unfolding segment GI is called Qn-set (OH-set) partition- 
ing of GI w.xt. a signal ai iff for each instance +ai 
(-a:) its corresponding slice S L n  (+a:) ( S b f f ( - a i ) )  is 
8 
Figure 5. Illustration of synthesis  from t h e  
STG-unfolding segment. 
defined with crin(+a:) <C~~”(-U:)) as its min-cut and 
cT“”(+a;) ( c ~ “ “ ” ( - u ; ) )  as a set of its max-cuts. 
If signal a; is at “1” (“U’) in the initial state of the STG, 
then the set of slices 60, (Soft) also includes slice de- 
fined with cFin (I) as a min-cut and CY“” (I) as its set of 
max-cuts. 0 
The on-set cover is obtained from the On-set partition- 
ing by extracting the binary codes corresponding to the cuts 
encapsulated by the slices: 
whereCO, = UEc,, Cj. = cj E Son(+a:) (Son(I) 
is also used, if required). The on-set cover is found as 
the union of all covers found for the slices of on-set par- 
titioning. Each slice cover is obtained by taking the union 
of all minterms corresponding to the binary codes of con- 
figurations Cj whose postset is a cut cj encapsulated by 
Son (+a:). Slice Son(+a:) is called on-set slice. 
Example. Consider synthesising signal b from an ex- 
ample in Figure 4. The on-set partitioning of the 
STG-unfolding segment is shown in Figure 5(a). There 
are two instances $6’ and +b“. Thus there are two 
slices S&,(+b’) = ( ( p i ) ,  { (p&pL)} )  and S;,(+b”) = 
( (pk  , p ; )  , { (py ,  p : ) } )  representing states from the on-set. 
The on-set cover is obtained from slices as CO, = 
{100,101,110,111,011} U {001,011} which after stan- 
dard boolean transformation gives Con = { 1 - - , - - 1) = 
a + c. 
4.2. Atomic Complex Gate per Excitation 
Function 
A set of slices representing the GERs of *a; is found 
in the STG-unfolding segment using the instances of this 
signal *U:  [14]. Any cut representing a state belonging to 
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GER of *ai is encapsulated between the minimal excita- 
tion cut and the set of maximal excitation cuts, uniquely 
identified by one of its instances *a:. By finding all slices 
representing states in GER we obtain a cover satisfying the 
correctness condition for this architecture. 
Definition 4.2 A set of slices S s ( a i )  ( S ~ ( a i ) )  in an STG- 
unfolding segment GI is called Set (Reset) partitioning 
of the STG-unfolding segment G‘ wxt. signal a; iff for 
each instance +U: (-a:) its corresponding slice Se(+a:) 
(Se(-ai))  is defined with cFi”(+a:) ( c ~ ~ ~ ( - ( - . : ) )  as its 
min-cut and cyQs (+ai) (cyas ( - U : ) )  as a set of its max- 
cuts. 0 
Each slice Se ( *U : )  is called excitation slice of *a:. Sim- 
ilar to the previous architecture, the cover for set function 
is obtained from the binary codes corresponding to the cuts 
encapsulated by slices: 
whereCs(+ai) = Uj!c,, Cjo = cj : cj E S,(+a:). 
As in the previous architecture, the covers are found by tak- 
ing the union of minterms corresponding to the binary codes 
of configurations whose postsets are the cuts encapsulated 
by slices $:(+a:). The reset function is obtained similarly 
using the -U: instances. 
Example. Consider the synthesis of signal b from ex- 
ample in Figure 5(b). Two excitation slices are 
Se(+b”) = ( ( p i ) ,  { ( p i ) ) )  for  GER of + b  and Se(-b’) = 
((p’g) ,{ (p’g)}) for -b. After recovering the binary codes the 
covers for set and reset functions are: C s  = { 100,101) U 
(001) = {lo-, -01) = ab+ be and CR = (010) = GbF. 
found as Se ( + b / )  = ( ( P ;  7 P;) 7 { ( p i ,  7 &) )) and 
4.3. Atomic Complex Gate per Excitation 
Region 
The partitioning for this architecture is the same as for 
the Atomic Complex Gate per Excitation Function. The in- 
terpretation of the covers found for each slice is, however, 
different. Only covers whose intersection is non-empty rep- 
resent one connected ER. Thus, after the covers for all ex- 
citation slices Se ( * U : )  are found the final implementation 
is obtained as a set of covers [14] corresponding to each 
connected ER: 
for each ,!?&(*ai) : C!(*ai)  = x C , ( * a : )  
where VCe(*a:),Ce(*ar) iff Ce(*a:) E C$(*ai) and 
C,(*a:) .Ce(*aY) # 0 then C,(*ar) E Ci(*ai). 
A fake conflict [7] situation may result in two slices with 
non-intersecting slices although the they represent one ER. 
This situation is detected during STG verification and can 
be avoided by forcing the union of such covers, although we 
do not discuss it in detail here. 
Example. Consider implementation of signal c (Fig- 
ure 5(c)). There are also two excitation slices for  
+e: S,(+c’) = ((p$),{(pi))) and Se(+c”) = 
( ( p i ,  p s ) ,  { ( p i ,  p : ) } ) .  Howevel; +e’ and +c“ are in fake 
conflict and these two slices represent one ER which is cov- 
ered by Cs(c) = k + ac. This, along with the reset cover 
CR(C) = Gbc obtainedfrom the excitation slice of -cl, com- 
pletes the implementation in this architecture. 
5. Deriving covers from STG-unfolding seg- 
ment efficiently 
The synthesis procedure described in the previous Sec- 
tion may suffer from exponential explosion of states. Recall 
that the correctness criteria for each architecture allow the 
implementing cover to be greater than the exact cover. This 
can be exploited in an approximation method for covering 
the desired slices (on-, off- and excitation slices). 
5.1. Strategies for deriving the covers 
There are two specific sets of reachable states for each 
cover C satisfying the correctness requirement: 
e Positive set, denoted as P-set, which is a set of states 
which C must cover; and 
0 Negative set, denoted as N-set, which is a set of states 
which C must not cover. 
The choice of the P-set comes from the cover correct- 
ness conditions. P-set is chosen to be the on-set for 
ACGpS and GER(+ai) for ACGpEF and ACGpER. The 
N-set is taken as the rest of reachable states. The gener- 
alised quiescent region of +ai (--ai), denoted G&R(+ai) 
(GQR(-ai)), is a set of states at which signal ai is sta- 
ble at “1” (“U’). Then the N-set for the set (reset) func- 
tion in ACGpEF and ACGpER implementations is chosen 
GER(+ai)U GQR(+ai)). 
The cover is obtained by finding the partitioning repre- 
senting the P-set. However, the N-set also corresponds to 
some slices. The interpretation of both sets and the covers 
and slices in the STG-unfolding segment suggests (at least) 
two possible strategies for deriving the cover. 
as G&R(+a;) U GER(-ai) U GQR(-ai) (GQR(-ai) U 
5.1.1. Negative set approximation 
This strategy assumes that the approximation is found from 
the STG-unfolding segment not only for C;, covering the 
states in the P-set, but also for C> which covers the states 
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in the N-set. Thus the partitioning of the segment for CN is 
also required. Assume that the approximations C$ and C> 
were constructed so that all states in P-set and N-set, re- 
spectively, are covered. By making sure that C$.CY, = 0 we 
guarantee that no state from N-set is covered by C$. How- 
ever, if the intersection of approximations C$ and C> is not 
empty, then the cover approximations must be reJined, i.e. 
produce a new cover which covers less number of combi- 
nations. After full refinement, it must produce exact covers 
for P-set and N-set. If the refinement procedure terminates 
with fully refined covers but their intersection is still non- 
empty, then this STG does not satisfy the CSC condition. 
This strategy finds approximations C$ and C> which 
cover the required sets of states and partition the set of com- 
binations which are allowed to be covered by them into two 
disjoint sets. It, therefore, produces pessimistic covers as 
it does not allow the combinations from the DC-set to be 
shared by both covers. The pseudo-code of the procedure 
implementing this strategy is shown in Figure 6(a). 
proc Find cover(P-set, N-seit) 
Find initial approximations C$ and C> 
while C$ . C> # 0 do 




Refine cover (x‘, 2”) 
end do 
becomes TRUE. If no cut in S represents a states from the 
N-set, then the cover satisfies the correctness criterion. The 
pseudo-code of the procedure for this strategy is shown in 
Figure 6(b). Otherwise, approximation C; is refined un- 
til no cut represents a state from the N-set. When C$ is 
fully refined but such a cut still exists, the refining proce- 
dure aborts and reports the CSC violation. 
The evaluation of the cover is done for each cube of 
the cover. It may use a branch-and-bound algorithm which 
splits a slice (the whole segment in the beginning) into sub- 
slices according to the literals present in each cube. 
In this paper we concentrate on the first approximation 
strategy. 
5.2. Cover approximation 
The slices in the STG-unfolding segment represent two 
types of states: those where a signal transition *ai is ex- 
cited (GER(*ai)) and those in which the signal ai is sta- 
ble (GQR(*ai)). At the STG-unfolding level, we have in- 
stances of places and transitions. We can construct our slice 
cover approximations by means of the cover approximation 
for the place and transition instances which belong to the 
slice. The cover approximations can be divided into those 
for place instances p’, representing the cuts containing these 
instances, and for transition instances t‘, representing the 
cuts enabling t‘. Obviously, it is possible to find an exact 
cover for  an instance x’ which will only cover cuts includ- 
ing p‘ or enabling t‘. 
5.2.1. Cover approximation for transition instance 
( 4  
proc Find cover(P-set, N-set) 
Find initial approximation C> 
Evaluate C$ and produce S 






Consider, first, obtaining cover for a transition instance *a: 
in the STG-unfolding segment. All cuts in which *a: is ex- 
cited are represented in its excitation slice Se (*U;). Any cut 
inside Se (*a:), reachable from the minimal excitation cut 
cyin (*a:), can only be reached by firing transitions which 
are concurrent to *a:. If a signal instance *a; is concurrent 
to *a:, then the value of its corresponding element in the 
binary code may take values of both “0” and “1”. The tran- 
sition instance cover approximation C: (U:) is found from 
the binary code [ assigned to the cut c?”(*(*a:). The lit- 
erals corresponding to the signals whose instances belong 
to Se(*a;) and are concurrent to *U{ are substituted by “-” 
(don’t care). Approximation reduces the number of literals 
in cover C: (*U:) and increases the number of combinations 
Figure 6. Procedures far two cover deriving 
strategies 
5.1.2. Positive set cover evaluation 
covered by Cz (*U:). 
Example. Consider the cover approximation for  +d’ in 
This strategy assumes that only the approximation C$ cov- 
ering the P-set is found in the STG-unfolding segment. The 
cover C+ is then evaluated by finding where in the STG- 
unfolding segment it becomes ‘TRUE. The evaluation finds 
a set of slices S which represent all states in which the cover 
Figure 7(a). The binary code of its minimal excitation cut 
cyira (+d’) = ( p i ,  p;,  p i )  is found from the binary code 
of its local configuration as 6 = { 1000000) (the order 
of signals is abcde fg). There are four signals { b ,  c ,  e ,  f} 
whose instances belong to the slice and are concurrent 
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0”” 
Figure 7. Illustration of cover approximation 
and refinement. 
to +d’. Thus the cover approximation for +d’ will be 
Property 5.1 For any STG satisfying the general correct- 
ness criteria the cover approximation C z  (+a:) ( C z (  -a:))  
obtained from its STG-unfolding segment of an STG al- 
ways has the value of the element corresponding to a; set to 
“0” (‘‘1”). U 
c;(+d’) = (1 - -0 - -0) = adg. 
5.2.2. Cover approximation for place instance 
The place instance cover approximation Ck (p’) for each p‘ 
is obtained from the binary code trt;, assigned to its pre- 
ceding transition. Similar to transition instance cover ap- 
proximation, any marking at which p’ is marked can only 
be reached by firing transitions concurrent to p’. The lit- 
erals corresponding to signals whose instances belong to S 
and are concurrent to p’ are replaced by “-”. 
A place cover approximation must not cover markings 
outside the slice S .  The set of concurrent transitions is 
chosen so that it never leads to a cut which is outside the 
bounds of S, i.e. its min-cut and the set of max-cuts. There 
may be several max-cuts. Thus for a place belonging to a 
max-cut, there may be several possibilities to choose the set 
of concurrent transitions. In this case, the place cover ap- 
proximation is found as the union of all such possibilities: 
Ck (p i )  = CF; (p i ) ,  where t/k is the excluded concurrent 
transition. 
Example. Consider approximation of the cover forplaces 
Property 5.2 The cover approximation Ck (p’)  obtained 
from an on-set (off-set) slice So,(+ai) (Sof f (+a:))  in 
the STG-unfolding segment of an STG satisfying the gen- 
eral correctness criteria always has the value of the element 
corresponding to a, set to “1” (“0”). 0 
5.2.3. Finding P-set and N-set approximations 
Consider finding P-set and N-set approximation covers for 
each implementation architecture. 
ACGpS implementation After the On- and Off-set parti- 
tioning w.r.t signal a; was found, the slices Son ( +a:) and 
Son ( -a i )  represent the cuts starting from those enabling 
each instance *U:  until (but not including) the cuts enabling 
next instances of *a:. To approximate the cuts enabling *a{ 
we use the transition instance approximation cover C, ( * U : ) .  
To find the approximation for the rest of cuts in Son (+U:)  
and Son ( - U : )  we use a set of place instances which be- 
long to Son (+a:) and Son ( -a:) ,  respectively. 
For simplicity we only consider the on-set cover. The 
off-set cover approximation is found by using the instances 
of -a*. 
A cover approximation for a particular place pi will 
cover all states at which pi is marked with any other con- 
current place p i .  Therefore, only mutually non-concurrent 
subset of places belonging to Son (+a:) can be considered. 
A set of such places is found in the STG-unfolding seg- 
ment. 
Definition51 A set of places PL belonging to the slice 
Son(+a:) is called an approximation set of the slice 
Son(+a:) iff Vpi E PL : +a: < p i  and VpLlpi  E Pi : 
P’k APi. cl 
The approximation set for a slice is a “skeleton” of places 
for this slice which are either sequential or in conflict with 
each other. Any cut encapsulated by Son(+u;) will con- 
tain a place from its approximation set. 
The on-set cover approximation is found from 
So,(+a:) as 
proximation cover for p i  - is foundfrom t r+.q as CL ( p i )  = 
(1 - -0 - -0) = ad j .  Place p i o ,  on the other hand, 
belongs to at least one max-cut. Thus its approximation 
cover is found using two approximations corresponding to Proposition 5.1 For any STG satisfying the general cor- 
rectness criteria, the on-set cover approximation Cbn ( a i ) ,  two different sets of Concurrent transitions: C&(pi,,) = c;, vor {j1 c l ,  e r ) )  +c;,(~;,) vor { b / ,  f’)) obtainedfrom its STG-unfoldingsegment, covers all reach- 
C*on(a*) = CCbn(+a:). 
= { 1 - - 1 - 0 1 } U { 1 - - 1 0 - 1 ) = a d f g + a d ~ g .  able states in On(ai). 0 
262 
ACGpEF and ACGpER implementations Let us con- 
sider only calculation of the set function. For the reset func- 
tion the instances of -ai are used. The P-set and N-set 
in these architectures are GER(+ai) and the rest of reach- 
able states, respectively. In the discussion above, for the 
ACGpS implementation, we used two separate approxima- 
tions for states in which +ai is excited and in which ai is 
stable. Thus the P-set and N-set cover approximations can 
be found by obtaining the On- and Off-set partitioning of 
the STG-unfolding segment. 
The set cover approximation, covering the P-set, is then 
found from the approximations of the excitation slices as: 
Proposition 5.2 For any STG satisfying the general cor- 
rectness criteria, the set cover approximation e$ ( a i ) ,  ob- 
tained from its STG-unfolding segment, covers all reach- 
able states where +ai is excited. 0 
The cover approximation for the N-set is found as: 
where p;  and p i  belong to the approximation sets found for 
On- and Off-set partitioning, respectively, as in the previous 
architecture. 
Proposition 5.3 Let the P-set and the N-set be chosen ac- 
cording to the implementation architecture and the cover 
approximations C;T. ( a i )  and ( a i )  be calculated from the 
segment for a CSC-compliant STG in the above way. Then 
the Negative set approximation procedure given in Fig- 
ure 6(aj produces correct covers for the chosen implemen- 
tation architecture iff (1) the refinement procedure restores 
the exact covers for P-set and the N-set in a finite number 
of iterations and (2) every refinement step produces a cover 
which covers less number of combinations. U 
Note that only the intersection between cover approxi- 
mations for excitation slices and the places of the Off-set 
partitioning needs to be checked when the set function is 
found for the implementation in the ACGpEF or ACGpER 
architectures. This reduces the number of cover intersec- 
tions to be checked and, hence, reduces the synthesis time. 
5.3. Cover refinement 
The purpose of the refining procedure is to restore some 
of the relations between concurrent transitions belonging to 
a slice S which were ignored during the approximation. If 
the intersection of two covers is non-empty, then a set of 
offending signal Sig is found from a pair of intersecting 
cubes. These are the signals vvhose corresponding literals 
are missing from a particular cube of the cover. 
The refinement of cover for element x’ is based on find- 
ing the refinement set for x’ w.r.t. an offending signal a j .  
Definition 5.2 A set of places P,! belonging to a slice S is 
called the refining set ofx‘ w s t .  aj E Sig iff it satisfies the 
following: Vpi E P,! : z’llpi, V p i , p i  E P,! : p i  i(lpi and 
0 
In other words, the refining set is a set of mutually non- 
concurrent places belonging to S which are pair-wise con- 
current with x‘. The condition on the inclusion of the suc- 
cessors of each *a; into P,! is constituted by the progress 
requirement of the refinement procedure. Thus at least one 
signal will be refined at each iteration. 
v ~ g  E S : ( *U ; )  e m , !  # 0. 
proc Rejine covers(x’, 5”)  
if C*(x’) .  C*(zff) # 8 thendo 
Find set of offending signals Sig 
if lsigl = 0 then TERMINATE WITH csc PROBLEM 
Choose an offending signal a, from Sig 
Find refining set P,! for x‘ wxt. a, 
Find refining set P: for x” w.xt. a3 
c ; e w ( x f )  = C&(z’). cc:(pf , )  : p f ,  E P: 
C;ew(xff )  = C*(X”) . CC;n’(p f , )  : p ;  E P: 
end do 
end do 
Figure 8. Procedure for refining cover ap- 
proximations. 
A refined cover Cgew(x’) is obtained from the old ap- 
proximationas: C:ew(x’) = e * ( ~ ‘ )  . CCz(pi ) ,p i  E P,!. 
The cover C x  ( p i )  is a restricted cover approximation for 
p i ,  where only those literals are set to “-” whose instances, 
concurrent to p i ,  belong to S and are successors of x’. Un- 
like the ordinary place instance cover, C z  ( p i )  uses the re- 
stricted set of transitions to exclude (from the set of con- 
current to p i  j those who have already fired while reaching 
2‘. 
The pseudo-code of the algorithm for cover refinement 
is shown in Figure 8. 
Proposition 5.4 The synthesis procedure given in Fig- 
ure 6(aj is finite for any implementation architecture. 
Proof: [Sketch] Since each step refines the value of at 
least one variable and the set of signals is finite, the refine- 
ment procedure will terminate after at most IAl x lPil iter- 
ations. If at the end of refinement any two covers intersect, 
then the STG has CSC problem which will be reported. 0 
Proposition 5.5 The fully refined (in the worst case) cover 
of x’ in the STG-unfolding segment built for a CSC- 
compliant STG covers only states corresponding to the cuts 
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which are encapsulated by S and covered by the exact cover 
for XI. 
Proof [Sketch] The approximated cover for 2’ repre- 
sents partial markings: those where input places of x’, if 
x‘ is a transition, and those where X I  is marked, if x’ is a 
place. At each step the refinement procedure restores the 
marking component of reachable states represented by S. 
It finds a set of places which can be marked together with 
each already partially restored marking. The cover function 
is changed to reflect the fact that partial markings now in- 
clude the places found. Thus in the end, when the procedure 
terminates, the covers correspond to fully restored markings 
and cover only states with these marking components. 0 
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17 
Corollary 5.2 The fully refined cover for an on- (off-) slice 
17 
slice is equal to the exact cover of this slice. 
is equal to the exact cover of this slice. 
From the above corollaries it follows that Proposition 5.3 
holds. Therefore, our chosen strategy produces correct cov- 
ers for any CSC-compliant STG. Moreover the refinement 
procedure preserves covering of the P-set. Therefore, af- 
ter each iteration step a newly obtained cover also covers 
P-set. Hence, if after some iteration the new P-set and n/- 
set covers have empty intersection, then they will satisfy 
the implementation specific correctness criterion, set out in 
Definitions 2.1-2.3 for each implementation architecture. 
Example. Consider a fragment of STG-unfolding seg- 
ment shown in Figure 7(c). Suppose that on-set cover 
approximation Cbn, found with approximation set PL = 
{ p i , p i ,  p; ,pk} ,  intersects with C* for  some signal. 
Suppose also that a cube B = de which is an cover ap- 
proximation of place p; causes this non-empty intersection. 
The set of offending signals is found as Sig = { a ,  b ,  c } .  
Let a be the signal chosen for refinement. Its only in- 
stance which should be used in refinement is -a’. A re- 
finement set is chosen as p,! = ( p ; ,  p:, p;, p’g}. Consider 
calculation of the restricted cover approximation for  p i .  
The only instances which can be used in approximation 
is +e’ as other concurrent instances, +a’ and +d‘, pre- 
cede p;. Thus C g ( p l , )  = (1001-} (the order of signals is 
abcde). Similal; cover approximations are found for  other 
places in P,!. The refined cover approximation is thus found 
as: C i e w ( p k )  = {- - -10) n [{lOOl-} U {1101-} U 
(1111-} U (0111-}] = a?de+ bcde. The resulting cover 
O f f  
is an exact cover of for place p i .  
6. Experimental results 
We implemented the method introduced in this paper on 
the basis of the already existing (STG verification) tool 
Table 1. Experimental results 
“PUNT”, which constructs an STG-unfolding segment. 
The Negative set approximation strategy requires On- and 
Off-set partitioning for each of our implementation archi- 
tectures. Therefore, we chose ACGpS as an indicator of the 
method’s performance. While testing the new method we 
pursued two objectives: 
0 To demonstrate the practicality of our approach on a 
set of moderate sized examples. 
0 To illustrate the increased feasibility of synthesis pro- 
cess using our approach. 
6.1. Practicality 
To demonstrate the practicality of our approach we chose 
a set of publicly available benchmarks. All STGs in this 
set of benchmarks have low number of signals (max. 25). 
Table 1 presents total time spent (in seconds) on synthe- 
sis of speed-independent circuits from their STG specifica- 
tions in the ACGpS architecture (“PUNT ACGpS”). On av- 
erage, about 1 % of this time was spent on building the STG- 
unfolding segment and about 15% was spent on Espresso 
minimisation. For comparison, the same set of benchmarks 
was synthesised using Petrify and SIS [3, 151. Their total 
timings are grouped in the column “Other tools”. 
To illustrate the practicality of our method we used literal 
count (columns “LitCnt”). The literal count shows the to- 
tal number of literals used in all the cubes of logic functions 
implementing all signals. As it can be observed, our synthe- 
sis technique produces implementations comparable with 
those produced by other tools. The timing results show that 
it compares favourably to Petrify and becomes increasingly 
better than SIS with the growth of the signal count. These 
results show that for small sized benchmarks, the overheads 
of constructing and traversing the STG-unfolding segment 
may outweigh the time spent on constructing a small reach- 
ability graph with an efficient implementation. Slightly 
worse literal count for some benchmarks is attributed to the 
fact that the DC-set is partitioned due to a stricter cover cor- 
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Figure 9. Experimental results for Muller 
pi pel i ne. 
rectness condition. 
6.2. Feasibility 
To illustrate feasibility we chose the Muller pipeline 
benchmark. The graph interpretation of the results is shown 
in Figure 9. As can be observed, the existing methods can- 
not cope well with the growing size of the specification, 
either running out of memory or taking prohibitively long 
time. Double exponential dependency of SIS and Petrify 
is attributed to (1) exponential explosion of the state space, 
and (2) exact cover calculation methods. In addition, we 
synthesised a Counterflow pipeline specification [ 171 which 
has 34 signals. From the existing tools, only Petrify was 
able to synthesise it but it took. more than 24 hours. At the 
same time PUNT was able to synthesise it in under 2 hours, 
thus giving an order of magnitude gain in speed. This result 
is shown on the graph as a circled dot. 
7. Conclusions 
In this paper we presented a new method for synthesis of 
speed independent circuits. Our approach is based on the 
STG-unfolding segment. It uses the segment as a model 
from which an implementation is obtained. As the size of 
the STG-unfolding segment is often smaller than that of the 
SG, it is possible to synthesise larger circuits. In addition, 
due to the smaller size of the semantic model, the imple- 
mentation can be achieved faster on a number of moderate 
sized examples. 
We demonstrated applicability of our method on an ex- 
isting set of benchmarks. Our method can be used with the 
widest class of STG specifications. Future development of 
this method can be directed into exploring heuristics for the 
refinement procedure. 
References 
P. Beerel. CAD Tools for the Synthesis, Verification and 
Testability of Robust Asynchronous Circuits. PhD thesis, 
Stanford University, 1994. 
T. Chu. Synthesis of Self-Timed VLSI Circuitsfiom Graph- 
theoretic S ecifications. PhD thesis, MIT, 1987. 
J. Cortadefa et. al. Petrify: a tool for manipulating concur- 
rent specifications and synthesis of asynchronous controllers. 
In Proc. of the 11 th Con$ Design of Integrated Circuits and 
Systems, pages 205-210, Barcelona, Spain, Nov. 1996. 
J. Esparza, S. Romer, and W. Vogler. An inprove- 
ment of mcmillan’s unfolding algorithm. Technical Report 
TUM-19599, Insitute Fur Informatik, Technische Universitat 
Munchen, 1995. 
M. Kishinevsky, A. Kondratyev, A. Taubin, and V. Var- 
shavsky. Concurrent Hardware: The Theory and Practice 
of Self-Timed Design. John Wiley and Sons, London, 1993. 
A. Kondratyev, M. Kishinevsky, B. Lin, P. Vanbekbergen, 
and A. Yakovlev. Basic gate implementation of speed- 
independent circuits. In Proceedings of Design Automation 
Conference, pages 56-62, June 1994. 
A. Kondratyev and A. Taubin. On verification of the speed- 
independent circuits by STG unfoldings. In ASYNC’94, Salt 
Lake City, Utah, USA, November 1994. 
K. McMillan. Symbolic Model Checking. Kluwer Academic 
Publishers, Boston, 1993. 
T. Miyamoto and S .  Kumagai. An efficient algorithm for 
deriving logic functions of asynchronous circuits. In Pmc. 
of ASYNCP6, pages 30-35, Aizu-Wakamatsu, Fukushima, 
Japan, March 1996. 
E. Pastor, J. Cortadella, A. Kondratyev, and 0. Roig. Stntc- 
tural methods for the synthesis of speed-independent cir- 
cuits. In Proc. European Design and Test Conference, pages 
340-347, Paris(France), March 1996. 
W. Reisig. Petri Nets, An Introduction. Springer-Verlag, 
1985. 
L. Rosenblum and A. Yakovlev. Signal graphs: from self- 
timed to timed ones. In Proceedings of International Work- 
shop on Timed Petri Nets, Torino, Italy, July 1985, pages 
A. Semenov and A. Yakovlev. Event-based framework for 
verification of high-level models of asynchronous circuits. 
Technical Report 487, University of Newcastle upon Tyne, 
1994. 
A. Semenov, A. Yakovlev, E. Pastor, M. P. na, and J. Cor- 
tadella. Synthesis of speed independent circuits from STG- 
unfolding segment. Technical report, University of Newcas- 
tle upon Tyne, 1996. 
E. Sentovich et. al. SIS: A system for sequential circuit syn- 
thesis. Memorandum No. UCBERL M92/41, University of 
California, Berkeley, 1992. 
P. Siege1 and G. D. Micheli. Decomposition methods 
for library binding of speed-independent asynchronous de- 
signs. In Proceedings of the International Conference on 
Computer-Aided Design, pages 558-565,1994. 
A. Yakovlev. Designing control logic for counterflow 
pipeline processor using Petri nets. Technical Report 522, 
University of Newcastle upon Tyne, 1995. 
C .  Ykman-Couvreur, B. Lin, and H. DeMan. ASSASSIN: 
A synthesis system for asynchronous control circuits. Refer- 
ence manual, IMEC, 1995. 
199-207. 
265 
